Counting up to numbers lower than 10 [between two and nine] can be done by connecting the n+1 output to the HST as shown in here. When the counting reaches n in the next positive transition of the clock, the circuit is reset returning to the state in which output "0" goes to the high logic level and all others remain at The maximum input frequency is 5 MHz when the circuit is powered from a 10 V source.